От: SoC-NewsAlert@design-reuse.com
Отправлено: 13 июля 2004 г. 12:29
Кому: Michael Dolinsky
Тема: D&R SoC News Alert - July 13, 2004
DR SoC News Alert
Design And ReuseDesign And ReuseDesign And Reuse
EETimes Network
July 13, 2004    


Welcome to issue of July 13, 2004 of D&R SoC News Alert, our email update to provide you with the latest news and information in the System-On-Chip Community.

NEW ON D&R WEB SITE:

D&R FOUNDRY CORNER: All the information you need about silicon proven virtual components and foundry opportunities Go to: http://www.us.design-reuse.com/foundry In Cooperation with Tower Semiconductor

USB Full-Speed / Hi-Speed On-The-Go Software Stack from Mentor Graphics (IP Division)
190 MHz 32-Bit Processor core on SMIC 0.18um from MIPS Technologies
High precision inverted charge pump converter on TSMC 90nm & TSMC 0.13um from LTRIM Technologies
Standard Embedded NVM IP using Generic 0.18 and 0.13um CMOC Logic Process from Kilopass Technology
10 Bit 80 MSPS Pipeline ADC in 0.13um CMOS process from Silicon & Software Systems
UDP/IP transmitter receiver from RealFast Intellectual Property
SD/SDIO/SD MMC Host Controller from Arasan Chip Systems
Coreconnect (TM) SPDIF-AES/EBU Receiver from Coreworks
High Power Capless Distributed Regulator from ChipIdea Microelectronics
Low dropout voltage regulators on IBM 0.13um, TSMC 0.18um and TSMC 0.25um from LTRIM Technologies
Specs eye functional verification, quality
Verifying SoCs and IP in parallel
In-circuit SoC verification controls costs
Delivering verified AMBA AXI systems-on-chips
From The Outside In Making Third-Party IP Work in Semiconductor Design
Best Practices for a Reusable Verification Environment
Platform-Based Design and Verification with Automated IP Integration
Verification IP for IP verification
Vendor Cooperation Necessary for Successful IP Implementation
Choose carefully your industrial-strength comms protocol
Making the UWB PHY a "Transparent Patient"
Ittiam Systems: The 3rd option
Power management movement shows energy
IP/SOC PRODUCTS
Virtual Silicon Cuts Leakage 250X With Mobilize
Express Logic ThreadX RTOS support extended to ARC 600 and ARC 700
Sarnoff Silicon IP Offers TV Makers Complete Digital/HDTV Decoding Solution To Meet FCC Mandate
Philips points Target compilation at Coolflux DSP
MIPS Technologies Announces Availability of Hard Intellectual Property Cores
Khronos Group Announces New OpenMAX Open Standard for Enabling Effective Media Acceleration
MAX II CPLDs Reduce PCI System Costs
STRUCTURED ASIC
Structured ASIC market to grow 55%, says Semico
FOUNDRIES
TSMC June Sales Set Record High
Mentor Graphics Offers Technology Design Kit and Design Flow for SMIC 0.18-micron Mixed-Signal Process
BUSINESS
Agere Systems Drives Support for New 500 Mbit/s Wi-Fi Proposal
Lattice Joins ASI SIG, Will Support Advanced Switching Interconnect Standard
Zoran Corporation Announces Completion of Emblaze Semiconductor Acquisition
FINANCIAL RESULTS
LSI Logic Updates Second Quarter Outlook
Faraday Announces Revenue for June - Record Revenue of NT$423 Million
LEGAL
MoSys and Synopsys Announce Settlement of Litigation
Court Imposes Sanctions Against Samsung in MOSAID Patent Lawsuit
eASIC Corporation Awarded 10th Patent for its Configurable Structured ASIC Technology
DEALS
Transdimension brings its embedded USB host solution to new HP ALL-IN-ONE Device
NetEffect Uses Tensilica's Xtensa Processor Technology in High-Performance Ethernet Communications Products
Brillian Partners With CEVA To Develop Microdisplay Driver Chipset Solution For High-Definition Televisions
Japan's Toppan Printing Chooses ARM for Next Generation IC Card
Sipex chooses LTRIM to design ultra low current LDO
MoSys Licenses 1T-SRAM-R Embedded Memory to Open-Silicon
Zarlink Semiconductor Selects Processor from MIPS Technologies for Advanced Digital Television Applications
Atheros Communications Licenses Cores From ARM For Wireless Networks
DESIGN SERVICES
Actel Welcomes New Design Services Companies To Solution Partners Program
EMBEDDED SYSTEMS
Atmel Smart Card Interface IC is Approved by NDS for Use with VideoGuard Conditional Access Software in Set Top Boxes
Toshiba launches new 64-Bit RISC microprocessor, its first standard processor based on high-performance TX99/H4 core and industry-leading 90nm process technology
FPGA/CPLD
Altera Cyclone Devices Selected for AMX Modero ViewPoint Touch Panels
Actel Delivers Radiation-Tolerant, High-Density FPGAs Optimized for Space Applications
EDA
CoWare ConvergenSC Helps MIPS Customers Beat Price/Performance Targets for Highly Competitive Designs Incorporating MIPS32 24K Cores
Tensilica Announces Major IC Design Automation Breakthrough: The Automatic Generation of Optimized Programmable RTL Engines from Standard C Code
OTHER
Prosilog SA Wins OCP-IP's Outstanding Contributor of the Year Award for 2004

SPONSORED BY: EDA CONSORTIUM

New Semiconductor IP Revenue Data for 2004

Get a special SIP subscription to the EDAC MSS for only $1,000!

The EDA Consortium's Market Statistics Service (MSS) has expanded its semiconductor IP (SIP) reporting categories to match the VSIA taxonomy for SIP. By reporting quarterly revenue data to the MSS, an SIP company gains visibility as an industry player. Plus, having a non-profit source of SIP industry data will demonstrate to analysts, investors, and the public that the SIP industry not only exists, but has a significant revenue stream and growth rate.

SIP vendors who agree to begin confidential reporting of their revenue data for 2004 can receive quarterly SIP industry revenue data for 2004 at a special price of only $1,000 (a $5,000 value).

Getting set up with the EDA Consortium MSS is free and easy.

To start participating in this industry-wide marketing tracking service, Click here


IP/SOC 2004
Grenoble, France
December 8-9, 2004


D&R Silicon IP / SoC Catalog :
The world's largest directory of Silicon IP (Intellectual Property), SoC Configurable Design Platforms and SOPC Products from 200 vendors

D&R Software IP Catalog :
A catalog of Hardware dependent Software (HdS) ranging from embedded OS to Communication Stacks and Application Software

D&R Verification IP Catalog :
Speed up your verification of protocol-centric designs by finding the specific Verification IP you need (already more than 100 products listed !!!)



Search for Silicon IP

Search for Verification IP

Search for Software IP

Find an Expert

Industry Articles

Latest News

Tool Demos

Free IP Cores


DESIGN AND REUSE S.A.

Corporate Headquarters:
12 rue Ampere
BP 267
38 016 Grenoble Cedex 1
FRANCE
Tel: +33 476 21 31 02
Fax: +33 476 49 00 52

US office:
5600 Mowry School Road
Suite 180
Newark, CA 94560
USA
Tel: +1 510 656 1445
Fax: +1 510 656 0995


REGISTER:
If this newsletter was forwarded to you by a colleague, you can have it sent directly to you at no cost. To register for D&R SoC News Alert, go to: http://www.us.design-reuse.com/REGISTER/register.html

UPDATE YOUR PROFILE / UNSUBSCRIBE :
You are subscribed as dolinsky@gsu.by and you receive this Alert once a week in html format.

* If you wish to unsubscribe, you can do it there

* If you need to change the e-mail address at which you receive this newsletter, you can do it there

* If you need to update your user profile for receiving this letter on another time basis or in another format, you can do it there

The SoC News Alert can be delivered :
- Twice a week, once a week or once a month
- In html or text format

COMMENTS / SUGGESTIONS / QUESTIONS:
Anything about the contents of this alert can be directed to : support@design-reuse.com

PASS IT ON. . .
Feel free to forward this newsletter to your colleagues.